Home > products > Integrated Circuits ICs > PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs

PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs

Category:
Integrated Circuits ICs
Price:
Email us for details
Payment Method:
Paypal,TT,Western Union
Specifications
Product Category:
Telecom Interface ICs
Packaging:
Tray
Factory Pack Quantity:
200PCS
Subcategory:
Interface ICs
Date Code:
Newest Code
Shipping By:
DHL/UPS/Fedex
Condition:
New*Original
Warranty:
365days
Lead Free:
Rohs Compliant
Lead Times:
Immediately Shipment
Package:
LBGA276
Mounting Style:
SMD/SMT
Introduction

PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs

PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device

Microsemi
Product Category: Telecom Interface ICs
RoHS: Details
Tray
Brand: Microsemi
Moisture Sensitive: Yes
Product Type: Telecom Interface ICs
Subcategory: Interface ICs

PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs

 

 

Product Highlights
●Monolithic device that integrates 32 T1/1/E1 shorthaul line
interface circuits
●Software selectable between E1 and T1 mode, in groups of 16 links
Links 1-16 and 17-32 can be configured for either T1 or E1 mode
Meets or exceeds T1/J1 and E1 shorthaul network access
  specifications including ANSI T1.102, T1.403, T1.408, AT&T TR
  62411, ITUT G.703, G.704 as well as ETSI 300- 011, CTR-4, CTR-12,
  and CTR-13
●Provides encoding and decoding of B8ZS, HDB3, and AMI line codes
Provides per receiver, clock recovery, and line performance monitoring
Provides transmit and receive jitter attenuation
Provides support for redundancy
Provides a digitally programmable Shorthaul pulse template per transmitter
Provides a selectable, per channel independent dejtteredT1 or E1 recovered
  clock for system timing and redundancy
Provides PRBS generators and detectors on each tributary for
  error testing at DS1 and E1 rates as recommended in ITU-T O.151
●Provides an 8 bit microprocessor bus interface for configuration, control, and status monitoring
●Provides line and digital loopback modes
●Supports programmable inband loopback codes
●Uses line rate system clock
●Provides an IEEE 1149.1 (JTAG) compliant test access port (TAP)
  and controller for boundary scan test
 
System Interface
●Supports the following system interfaces:
High-density SBI bus interface
High-density, low latency, SBI TR bus interface
 
Receive Section
●Supports T1 signal reception signal reception for distances with
  typically up to 24dB of cable attenuation using PIC 22 gauge cable
●Supports E1 signal reception signal reception for distances with
  typically up to 22dB of cable attenuation using PIC 22 gauge cable .
●Performs B8ZS or AMI decoding when processing a bipolar DS-1.
  signal, and HDB3 or AMI decoding when processing a bipolar E1 signal
 
PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs
Product Highlights
●Monolithic device that integrates 32 T1/1/E1 shorthaul line
interface circuits
●Software selectable between E1 and T1 mode, in groups of 16 links
●Links 1-16 and 17-32 can be configured for either T1 or E1 mode
●Meets or exceeds T1/J1 and E1 shorthaul network access
specifications including ANSI T1.102, T1.403, T1.408, AT&T TR
62411, ITUT G.703, G.704 as well as ETSI 300- 011, CTR-4, CTR-12,
and CTR-13
●Provides encoding and decoding of B8ZS, HDB3, and AMI line codes
●Provides per receiver, clock recovery, and line performance monitoring
●Provides transmit and receive jitter attenuation
●Provides support for redundancy
●Provides a digitally programmable Shorthaul pulse template per transmitter
●Provides a selectable, per channel independent dejtteredT1 or E1 recovered
clock for system timing and redundancy
●Provides PRBS generators and detectors on each tributary for
error testing at DS1 and E1 rates as recommended in ITU-T O.151
●Provides an 8 bit microprocessor bus interface for configuration, control, and status monitoring
●Provides line and digital loopback modes
●Supports programmable inband loopback codes
●Uses line rate system clock
●Provides an IEEE 1149.1 (JTAG) compliant test access port (TAP)
and controller for boundary scan test
 
System Interface
●Supports the following system interfaces:
High-density SBI bus interface
High-density, low latency, SBI TR bus interface
 
Receive Section
●Supports T1 signal reception signal reception for distances with
typically up to 24dB of cable attenuation using PIC 22 gauge cable
●Supports E1 signal reception signal reception for distances with
typically up to 22dB of cable attenuation using PIC 22 gauge cable .
●Performs B8ZS or AMI decoding when processing a bipolar DS-1.
signal, and HDB3 or AMI decoding when processing a bipolar E1 signal
 
 
PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs

PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs                     PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs


 

PM4329-FEI High Density T1 E1 J1 Line Interface Unit Device Integrated Circuits ICs

Send RFQ
Stock:
MOQ:
1PCS