S25FL256SAGMFI000 NOR Flash 256Mb 3V 133MHz Serial NOR Flash Integrated Circuits
Category:
Integrated Circuits ICs
Price:
Email us for details
Payment Method:
Paypal,TT,Western Union
Specifications
Product Category:
Memory & Data Storage
Packaging:
Tray
Factory Pack Quantity:
200PCS
Subcategory:
Interface ICs
Date Code:
Newest Code
Shipping By:
DHL/UPS/Fedex
Condition:
New*Original
Warranty:
365days
Lead Free:
Rohs Compliant
Lead Times:
Immediately Shipment
Package:
SOP16
Mounting Style:
SMD/SMT
Highlight:
S25FL256SAGMFI000
,S25FL256SAGMFI000 NOR Flash IC
,NOR Flash Integrated Circuits
Introduction
S25FL256SAGMFI000 NOR Flash 256Mb 3V 133MHz Serial NOR Flash Integrated Circuits
|
TYPE
|
DESCRIPTION
|
|---|---|
|
Category
|
|
|
Mfr
|
|
|
Series
|
|
| Packag | Tray |
|
Product Status
|
Active
|
|
DigiKey Programmable
|
Verified
|
|
Memory Type
|
Non-Volatile
|
|
Memory Format
|
|
|
Technology
|
FLASH - NOR
|
|
Memory Size
|
|
|
Memory Organization
|
32M x 8
|
|
Memory Interface
|
SPI - Quad I/O
|
|
Clock Frequency
|
133 MHz
|
|
Write Cycle Time - Word, Page
|
-
|
|
Voltage - Supply
|
2.7V ~ 3.6V
|
|
Operating Temperature
|
-40°C ~ 85°C (TA)
|
|
Mounting Type
|
Surface Mount
|
|
Package / Case
|
|
|
Supplier Device Package
|
16-SOIC
|
|
Base Product Number
|
Features
●CMOS 3.0 V core with versatile 1/0
●SPI with multi-I/O
-SPI clock polarity and phase modes 0 and 3
-DDR option
- Extended addressing: 24- or 32-bit address options
-Serial command set and footprint compatible with S25FL-A, S25FL-K, and S25FL-P SPI families
-Multi I/0 command set and footprint compatible with S25FL-P SPI family
●READ commands
- Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad DDR
-AutoBoot - Power up or reset and execute a Normal or Quad read command automatically at a preselected address
-Common flash interface (CF) data for configuration information
●Programming (1.5 MBps)
-256- or 512-byte page programming buffer options
- Quad-input page programming (QPP) for slow clock systems
-Automatic ECC-internal hardware error correction code generation with single bit error correction
●Erase (0.5 to 0.65 MBps)
-Hybrid sector size option - Physical set of thirty two 4-KB sectors at top or bottom of address space with all
remaining sectors of 64 KB, for compatibility with prior generation S25FL devices.
- Uniform sector option - always erase 256 KB blocks for software compatibility with higher density and future devices.
●Cycling endurance
-100,000 program-erase cycles, minimum
●Data retention
20 year data retention, minimum
●Security features
-OTP array of 1024 bytes
-Block protection
●Status Register bits to control protection against program or erase of a contiguous range of sectors.
●Hardware and software control options
-Advanced sector protection (ASP)
●Individual sector protection controlled by boot code or password
●65-nm MIRRORBITH technology with Eclipse architecture
●Core supply voltage: 2.7 V to 3.6V
●I/0 supply voltage: 1.65 Vto3.6 V
●S016 and FBGA packages
Send RFQ
Stock:
MOQ:
1
